Beyond RISC - The Post-RISC Architecture

Mark Brehob; Travis E. Doom; Richard Enbody; William H. Moore; Sherry Q. Moore; Ron Sass; Charles Severance

Beyond RISC - The Post-RISC Architecture

Mark Brehob, Travis E. Doom, Richard Enbody, William H. Moore, Sherry Q. Moore, Ron Sass, Charles Severance

Wright State University

Research output: Working paper › Preprint

Abstract

The principles of the RISC architecture guided the design of the previous generation of processors. These principles have accelerated the performance gains of these processors over their predecessors. The current generation of CPUs is poised to continue this rapid acceleration of performance. In this paper we assert that the performance gains of the current generation are due to changes that are decidedly not RISC. We call this current generation of processors Post-RISC and, we describe the characteristics of Post-RISC processors. In addition, we survey six processors of the current generation that highlight the principles of Post-RISC.

Original language	American English
State	Published - Mar 1 1996

Keywords

CISC
CPU Architecture
Dataflow
Pipeline
RISC

Disciplines

Computer Sciences
Engineering

Access to Document

http://www.cse.msu.edu/~enbody/postrisc/postrisc2.htm

Cite this

@techreport{2074d47fc8c947a998c3139a765c6dde,

title = "Beyond RISC - The Post-RISC Architecture",

abstract = " The principles of the RISC architecture guided the design of the previous generation of processors. These principles have accelerated the performance gains of these processors over their predecessors. The current generation of CPUs is poised to continue this rapid acceleration of performance. In this paper we assert that the performance gains of the current generation are due to changes that are decidedly not RISC. We call this current generation of processors Post-RISC and, we describe the characteristics of Post-RISC processors. In addition, we survey six processors of the current generation that highlight the principles of Post-RISC.",

keywords = "CISC, CPU Architecture, Dataflow, Pipeline, RISC",

author = "Mark Brehob and Doom, {Travis E.} and Richard Enbody and Moore, {William H.} and Moore, {Sherry Q.} and Ron Sass and Charles Severance",

year = "1996",

month = mar,

day = "1",

language = "American English",

type = "WorkingPaper",

}

TY - UNPB

T1 - Beyond RISC - The Post-RISC Architecture

AU - Brehob, Mark

AU - Doom, Travis E.

AU - Enbody, Richard

AU - Moore, William H.

AU - Moore, Sherry Q.

AU - Sass, Ron

AU - Severance, Charles

PY - 1996/3/1

Y1 - 1996/3/1

N2 - The principles of the RISC architecture guided the design of the previous generation of processors. These principles have accelerated the performance gains of these processors over their predecessors. The current generation of CPUs is poised to continue this rapid acceleration of performance. In this paper we assert that the performance gains of the current generation are due to changes that are decidedly not RISC. We call this current generation of processors Post-RISC and, we describe the characteristics of Post-RISC processors. In addition, we survey six processors of the current generation that highlight the principles of Post-RISC.

AB - The principles of the RISC architecture guided the design of the previous generation of processors. These principles have accelerated the performance gains of these processors over their predecessors. The current generation of CPUs is poised to continue this rapid acceleration of performance. In this paper we assert that the performance gains of the current generation are due to changes that are decidedly not RISC. We call this current generation of processors Post-RISC and, we describe the characteristics of Post-RISC processors. In addition, we survey six processors of the current generation that highlight the principles of Post-RISC.

KW - CISC

KW - CPU Architecture

KW - Dataflow

KW - Pipeline

KW - RISC

UR - https://corescholar.libraries.wright.edu/cse/294

UR - http://www.cse.msu.edu/~enbody/postrisc/postrisc2.htm

M3 - Preprint

BT - Beyond RISC - The Post-RISC Architecture

ER -

Beyond RISC - The Post-RISC Architecture

Abstract

Keywords

Disciplines

Access to Document

Other files and links

Cite this